INTEGRATED CIRCUIT MEMORY DEVICES HAVING ZIG-ZAG ARRANGEMENTS OF COLUMN SELECT IO BLOCKS TO INCREASE INPUT/OUTPUT LINE ROUTING EFFICIENCY

Reference to Priority Application

This application claims priority to Korean Application Serial No. 2003-39226, filed June 17, 2003, the disclosure of which is hereby incorporated herein by reference.

Field of the Invention

5

10

The present invention relates to integrated circuit devices and, more particularly, to multi-bank integrated circuit memory devices.

Background of the Invention

Integrated circuit memory devices containing multiple banks of memory arrays frequently utilize shared data routing circuitry to support efficient write and read operations. An example of a data routing circuit that is shared by multiple memory arrays is illustrated by FIG. 1. In particular, FIG. 1 illustrates an input/output data routing circuit 20 that is electrically coupled to a pair of memory cell arrays 10a and 10b, which are shown as including dynamic random access (DRAM) memory cells (MC). The illustrated memory cells MC in the pair of memory cell arrays 10a and 10b are electrically coupled to the input/output data routing circuit 20 by respective pairs of differential bit lines BL and /BL.

20

15

The input/output data routing circuit 20 includes left and right equalization and isolation circuits 12a and 12b that are electrically coupled by corresponding pairs of differential bit lines BL and /BL to respective columns of memory cells within the memory cell arrays 10a and 10b. The left equalization and isolation circuit 12a is illustrated as including three NMOS equalization transistors that are responsive to an active high first equalization signal PEQi. Switching this first equalization signal PEQi from low-to-high operates to pull the corresponding bit lines to an equivalent voltage Vequal

25

* \$* _ ;

having a magnitude about equal to a voltage of the VBL reference line (e.g., Vequal=VBL-Vth, where Vth is a threshold voltage of an NMOS transistor). The left equalization and isolation circuit 12a also includes a pair of NMOS pass transistors that are responsive to a first isolation signal PISOi. When the first isolation signal PISOi is switched low-to-high, the pair of differential bit lines BL and /BL from the left memory cell array 10a are electrically connected to a pair of differential sense bit lines SBL and /SBL. Similarly, the right equalization and isolation circuit 12b is illustrated as including three NMOS equalization transistors that are responsive to an active high second equalization signal PEQj. Switching of this second equalization signal PEQj from low-to-high operates to pull the corresponding bit lines to the equivalent voltage Vequal. The right equalization and isolation circuit 12b also includes a pair of NMOS pass transistors that are responsive to a second isolation signal PISOj. When the second isolation signal is switched low-to-high, the pair of differential bit lines BL and /BL from the right memory cell array 10b are electrically connected to the pair of differential sense bit lines SBL and /SBL. As will be understood by those skilled in the art, in order to provide adequate isolation between the memory arrays, the first and second isolation signals are not active during overlapping time intervals.

20

25

30

5

10

15

A P-type sense amplifier block **14** and an N-type sense amplifier block **18** collectively form a sense amplifier that is responsive to a pair of complementary control signals LA and LAB. When the control signal LA is switched low-to-high and the control signal LAB is switched high-to-low, the P-type sense amplifier block **14** and the N-type sense amplifier block **18** become active and operate to sense and amplify any differential signal established across the pair of sense bit lines SBL and /SBL. A column select IO block **16** is also provided in a column gate region (CGR). This column select IO block **16** includes a pair of NMOS transistors that are responsive to a column select signal (shown as CSL0). When the illustrated column select signal CSL0 is switched low-to-high, a rail-to-rail signal established across the sense bit lines SBL and /SBL is transferred to a pair of input/output lines IO and IOB during a read operation (or vice versa during a write operation). These input/output lines IO and IOB are illustrated as extending orthogonal to the bit lines BL and BLB. These and other aspects of the input/output data routing circuit of FIG.

1 are more fully described in commonly assigned U.S. Patent Nos. 5,701,268, 6,046,950 and 6,396,756. Multi-bank memory devices with input/output routing circuitry are also disclosed in commonly assigned U.S. Patent Nos. 5,485,426, 5,949,697, 6,067,270 and 6,327,214.

5

10

15

20

The layout of the input/output data routing circuit 20 of FIG. 1 may result in many closely spaced pairs of input/output lines IO and IOB when multiple data routing circuits 20 are positioned side-by-side in the direction of the input/output lines IO and IOB. An example of a memory device that utilizes closely spaced input/output lines IO and IOB is illustrated by FIG. 2, which is a reproduction of FIG. 3 of U.S. Patent No. 6,345,011 to Joo et al. In FIG. 2, a multi-bank memory device is illustrated as including memory banks MB0, MB1 and MB2. A first sense amplifier block SABLK0 extends between memory banks MB0 and MB1 and a second sense amplifier block SABLK1 extends between memory banks MB1 and MB2. These memory banks are illustrated has having 2052 pairs of bit lines (BL0, /BL0 to BL2051, /BL2051), with the even pairs of bit lines extending to one sense amplifier block and the odd pairs of bit lines extending to another sense amplifier block. Each of the sense amplifier blocks SABLK0 and SABLK1 includes a left side bit isolation circuit 50, a right side bit isolation circuit 60 and a bit line precharging and equalization circuit 70 of conventional design (see, e.g., FIG. 1). A P-type sense amplifier circuit 80 and an N-type sense amplifier circuit 90 are also provided on opposite sides of a column select IO circuit 100, which is responsive to column select signals (e.g., CSL0 - CSL512). The column select IO circuit 100 is illustrated as including a plurality of column select IO blocks that are arranged side-by-side in a single row, with each block including a pair of column selection transistors (GT). Each pair of column selection transistors GT routes data from a corresponding pair of sense bit lines to a respective pair of closely spaced input/output (IO) lines, shown as (IOi, /IOi), (IOj, /IOj), (IOk,/IOk) and (IOI, /IOI), and vice versa, when a respective column select signal is active.

30

25

Unfortunately, such close spacing of the IO lines can result in reliability failures when a sufficient layout pitch is not maintained between the adjacent lines. To address this possibility of reliability failures, the layout area of the column select IO circuit **100** can be increased, but such area increases result

in lower integration densities and/or lower memory bandwidth, which is a function of memory speed and data path bandwidth.

5

10

15

20

25

30

One attempt to address the reliability and/or data path bandwidth limitations associated with the memory device of FIG. 2 utilizes the column select IO circuit of FIG. 3, which is a reproduction of FIG. 5 of the Joo et al. patent. As illustrated by FIG. 3, an interface region 200 is provided between upper array (UA) portions of the memory blocks and lower array (LA) portions of the memory blocks. This interface region 200 provides sufficient area to reroute input/output lines IOi, IOj, /IOi and /IOj associated with the upper array (UA) away from the input/output lines IOk, IOI, /IOk and /IOl associated with the lower array (LA), and thereby maintain sufficient pitch between adjacent IO lines. However, as illustrated by FIGS. 6B and 6C of the Joo et al. patent, the rerouting of input/output lines may require the use of additional levels of metallization and contact vias and thereby complicate the process for fabricating the memory device. Moreover, the rerouting of the input/output lines may require a greater layout area to accommodate the interface region 200.

Summary of the Invention

Integrated circuit memory devices according to embodiments of the present invention include sense amplifier arrays having layouts that are configured to support greater pitch between adjacent input/output lines, while maintaining high levels of integration density. In these embodiments, a sense amplifier array is provided having first and second column select I/O blocks that are arranged in an alternating zig-zag layout sequence, with the first column select I/O blocks positioned in a first row of the sense amplifier array and the second column select I/O blocks positioned in a second row of the sense amplifier array. The first and second rows of the sense amplifier array may be immediately adjacent rows within the sense amplifier array or may be separated by one or more rows containing additional logic blocks. The sense amplifier array also includes an alternating zig-zag layout sequence of first and second N-type (or P-type) sense amplifier blocks that extends back-andforth between the first and second rows. The zig-zag layout sequence of sense amplifier blocks is interleaved with the zig-zag layout sequence of the column select I/O blocks in a criss-cross manner. According to some

additional embodiments of the present invention, the first column select I/O blocks are grouped in pairs and the second column select I/O blocks are grouped in pairs within the sense amplifier array. Similarly, the first sense amplifier blocks may be grouped in pairs and the second sense amplifier blocks may be grouped in pairs.

5

10

15

20

25

30

The column select I/O blocks are responsive to column select signals (CSL) provided on column select signal lines. The layout of the column select I/O blocks and the sense amplifier blocks may be configured so that a first column select line extends between a first column select I/O block and a first N-type (or P-type) sense amplifier block in the first row and also extends between a second column select I/O block and a second N-type (or P-type) sense amplifier block in the second row. A first column select line extension may also be provided, which is electrically connected to the first column select line. This first column select line extension may extend between the first and second rows in an orthogonal direction relative to the first column select line and may comprise polycrystalline silicon (i.e., gate polysilicon (GP)).

Additional embodiments of the present invention include an integrated circuit memory device having at least first and second memory blocks therein. These first and second memory blocks are electrically coupled by respective pairs of bit lines (BL) to a shared sense amplifier array. This sense amplifier array includes an alternating zig-zag layout sequence of first and second column select I/O blocks therein that extends back-and-forth between first and second adjacent rows of the sense amplifier array. Each of these column select I/O blocks is electrically coupled by a respective pair of sense bit lines (SBL) to a respective N-type sense amplifier block and/or P-type sense amplifier block. The sense amplifier array may also include a first plurality of isolation blocks, which are electrically coupled to first ends of a plurality of pairs of sense bit lines and to the bit lines associated with the first memory block, and a second plurality of isolation blocks, which are electrically coupled to second ends of a the plurality of pairs of sense bit lines and to the bits lines associated with the second memory block. Moreover, this sense amplifier array may be configured as a plurality of sense amplifier blocks (SABLK), which are configured as column-to-I/O control blocks. In particular, a first column-to-I/O control block may be provided with a first pair of sense bit lines

that are electrically coupled to a first column select I/O block and a first N-type (P-type) sense amplifier block. In addition, a second column-to-I/O control block may be provided with a second pair of sense bit lines that are electrically coupled to a second column select I/O block, which extends opposite the first N-type (P-type) sense amplifier block, and a second N-type (P-type) sense amplifier block, which extends opposite the first column select I/O block.

Still further embodiments of the present invention include a sense amplifier array having a criss-cross arrangement of column select I/O blocks and sense amplifier blocks therein that collectively form a unit cell layout structure having first and third quadrants that contain first and second column select I/O blocks, respectively, and second and fourth quadrants that contain first and second sense amplifier blocks, respectively. Here, the first column select I/O block includes a first pair of transistors that are configured to electrically connect a first pair of sense bit lines to a first pair of I/O lines in response to a first column select signal. Similarly, the second column select I/O block includes a second pair of transistors that are configured to electrically connect a second pair of sense bit lines to a second pair of I/O lines in response to the first column select signal.

20

25

30

5

10

15

Brief Description of the Drawings

- FIG. 1 is an electrical schematic of a conventional input/output data routing circuit.
- FIG. 2 is an electrical schematic of a memory device that utilizes a conventional input/output data routing circuit, which is similar to the input/output data routing circuit of FIG. 1.
- FIG. 3 is an electrical schematic of a memory device that utilizes another conventional input/output data routing circuit.
- FIG. 4A is a block diagram of a memory device having an input/output data routing circuit according to an embodiment of the present invention.
- FIG. 4B is an electrical schematic of a portion of the input/output data routing circuit of FIG. 4A.
- FIG. 5A is a block diagram of a memory device having an input/output data routing circuit according to another embodiment of the present invention.

FIG. 5B is an electrical schematic of a portion of the input/output data routing circuit of FIG. 5A.

FIG. 6 is an electrical schematic of a memory device that utilizes a zigzag arrangement of P-type sense amplifier blocks within an input/output data routing circuit, according to embodiments of the present invention.

5

10

15

20

25

30

FIG. 7 is an electrical schematic of a memory device that utilizes a zig-zag arrangement of P-type sense amplifier blocks arranged in pairs within an input/output data routing circuit, according to embodiments of the present invention.

FIG. 8 is an electrical schematic that illustrates a layout arrangement of the four column select I/O blocks shown in the zeroth sense amplifier region illustrated by FIG. 4B.

<u>Detailed Description of Preferred Embodiments</u>

The present invention now will be described more fully herein with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like reference numerals refer to like elements throughout and signal lines and signals thereon may be referred to by the same reference characters. Signals may also be synchronized and/or undergo minor boolean operations (e.g., inversion) without being considered different signals. The suffix B (or prefix symbol "/") to a signal name may also denote a complementary data or information signal or an active low control signal.

Referring now to FIGS. 4A-4B, an integrated circuit memory device **400** according to an embodiment of the present invention will be described. The memory device **400** is illustrated as including a plurality of memory banks (e.g., arrays), which are shown as MB0, MB1 and MB2. The even pairs of bit lines ((BL0, BL0B), ... (BL6, BL6B)) that extend from each column of MB0 and MB1 are electrically coupled to a corresponding plurality of sense amplifier blocks (SABLK). These sense amplifier blocks, which are arranged side-by-side in a zeroth sense amplifier region (SAR0), operate as respective column-

to-I/O control blocks having isolation blocks, equalization blocks, sense amplifier blocks and column select I/O blocks therein. Likewise, the odd pairs of bit lines ((BL1, BL1B), ..., (BL7, BL7B)) that extend from each column of MB1 and MB2 are electrically coupled to a corresponding plurality of sense amplifier blocks SABLK, which are arranged side-by-side in a first sense amplifier region (SAR1). The zeroth sense amplifier region SAR0 includes first and second rows of blocks. The first row of blocks in SAR0 is associated with a plurality of input/output lines IO0, IO0B, IO1, IO1B and a control line LANG. The second row of blocks in SAR0 is associated with a plurality of input/output lines IO2, IO2B, IO3, IO3B and a control line LANG. The first sense amplifier region SAR1 also includes first and second rows of blocks. The first row of blocks in SAR1 is associated with a plurality of input/output lines IO4, IO4B, IO5, IO5B and a control line LANG and the second row of blocks is associated with a plurality of input/output lines IO6, IO6B, IO7, IO7B and a control line LANG. As illustrated more fully by FIG. 3 of commonly assigned U.S. Patent No. 5,701,268, corresponding control signals provided on the control lines LANG may be used to generate the control signal LAB. which is used by N-type sense amplifier blocks (see, e.g., the N-type sense amplifier block 18 in FIG. 1). Similarly, as illustrated by FIGS. 6-7, control signals provided on the control lines LAPG may be used to generate the control signals LA, which is used by P-type sense amplifier blocks (see, e.g., the P-type sense amplifier block 14 in FIG. 1).

5

10

15

20

25

30

Each sense amplifier block SABLK is illustrated as including a first bit line equalization and isolation block 110 and a second bit line equalization and isolation block 120, which may be configured in accordance with the equalization and isolation circuits 12a and 12b of FIG. 1. Each sense amplifier block SABLK also includes a P-type sense amplifier block 130, an N-type sense amplifier block 140 and a column select IO block 150, which may be configured in accordance with the corresponding blocks of FIG. 1. However, to increase input/output line routing efficiency, the column select IO blocks 150 and the N-type sense amplifier blocks 140 are arranged in a zig-zag layout pattern that spans the first and second rows of the zeroth sense amplifier region SARO. Equivalent column select IO blocks 150 and N-type

sense amplifier blocks **140** are also arranged in a zig-zag layout pattern that spans the first and second rows of the first sense amplifier region SAR1.

5

10

15

20

25

30

This zig-zag arrangement of the N-type sense amplifier blocks 140 and the column select IO blocks 150 is more fully illustrated by FIG. 4B, which is a detailed electrical schematic of the zeroth sense amplifier region SAR0 of FIG. 4A. In particular, FIG. 4B illustrates four column select IO blocks 150 that are responsive to a zeroth column select signal CSL0. Two of these column select IO blocks 150 are disposed in the first row of SAR0 and the other two are disposed in the second row of SAR0. Collectively, the illustrated column select IO blocks 150 are arranged in a zig-zag pattern, as illustrated. The column select IO block 150 associated with the zeroth pair of sense bit lines SBL0 and SBL0B includes two column selection transistors GT, which electrically connect the sense bit lines SBL0 and SBL0B to the zeroth pair of input/output lines IO0 and IO0B when the zeroth column select signal CSL0 is set to an active high level. The column select IO block 150 associated with the fourth pair of sense bit lines SBL4 and SBL4B includes two column selection transistors GT, which electrically connect the sense bit lines SBL4 and SBL4B to the first pair of input/output lines IO1 and IO1B when the zeroth column select signal CSL0 is set to an active high level. Similarly, the column select IO block 150 associated with the second pair of sense bit lines SBL2 and SBL2B includes two column selection transistors. GT, which electrically connect the sense bit lines SBL2 and SBL2B to the second pair of input/output lines IO2 and IO2B when the zeroth column select signal CSL0 is set to an active high level. Finally, the column select IO block 150 associated with the sixth pair of sense bit lines SBL6 and SBL6B includes two column selection transistors GT, which electrically connect the sense bit lines SBL6 and SBL6B to the first pair of input/output lines IO3 and IO3B when the zeroth column select signal CSL0 is set to an active high level.

FIG. 4B also illustrates how the zig-zag arrangement of the column select IO blocks **150** is interleaved with a zig-zap arrangement of the N-type sense amplifier blocks **140**, which are each electrically coupled to a respective even pair of sense bit lines. This interleaved zig-zag arrangement of the N-type sense amplifier blocks **140** and the column select IO blocks **150** supports four pairs of input/output lines IOO/IO0B, IO1/IO1B, IO2/IO2B and IO3/IO3B,

which may be configured to have wider layout pitch vis-a-vis the four pairs of input/output lines associated with the zeroth sense amplifier block SABLK0 in FIG. 2. In FIG. 4B, the two column select IO blocks **150** and the two N-type sense amplifier blocks **140** that are associated with two adjacent pairs of sense bit lines (e.g., SBL0/SBL0B and SBL2/SBL2B) are arranged in quadrants I-IV of a square layout cell.

The layout of the four column IO blocks **150** of FIG. 4B is further illustrated by the detailed electrical schematic of FIG. 8, which shows the layout arrangement **800** of eight (8) column selection transistors GT. These column selection transistors GT are grouped in pairs within each block **150**, and each pair of transistors is electrically connected to a respective pair of sense bit lines SBL0/SBL0B, SBL2/SBL2B, SBL4/SBL4B and SBL6/SBL6B. The column selection transistors are illustrated as NMOS transistors having gate terminals that are electrically connected together by a common gate line, which is shown as a polycrystalline silicon line (i.e., gate polysilicon (GP)). This common gate line may comprise a column select line extension that extends between the first and second rows and is electrically connected to a column select line (shown as CSL0 in FIG. 4B), which may be formed at a higher level of metallization and joined to the extension by a interconnect via.

20

25

30

5

10

15

Referring now to FIGS. 5A-5B, an integrated circuit memory device **500** according to another embodiment of the present invention will be described. The memory device **500** of FIGS. 5A-5B is similar to the memory device **400** of FIGS. 4A-4B, however, each column select IO block **150** is arranged as a pair of column select IO blocks **150a** that are arranged in the same row. Similarly, each N-type sense amplifier block **140** is arranged as a pair of N-type sense amplifier blocks **140a**. Accordingly, the pair of column select IO blocks **150a** associated with the zeroth and second pair of sense bit lines SBL0/SBL0B and SBL2/SBL2B includes four column selection transistors GT, which electrically connect the sense bit lines SBL0/SBL0B and SBL2/SBL2B to the zeroth and first pairs of input/output lines IO0/IO0B and IO1/IO1B when the zeroth column select signal CSL0 is set to an active high level. Similarly, the column select IO blocks **150a** associated with the fourth and sixth pair of sense bit lines SBL4/SBL4B and SBL6/SBL6B includes four column selection transistors GT, which electrically connect the sense bit lines SBL4/SBL4B and

SBL6/SBL6B to the second and third pairs of input/output lines IO2/IO2B and IO3/IO3B when the zeroth column select signal CSL0 is set to an active high level. Like the zig-zag arrangement of FIGS. 4A-4B, the paired zig-zag arrangement of the N-type sense amplifier blocks **140a** and column select IO blocks **150a** supports four pairs of input/output lines IO0/IO0B, IO1/IO1B, IO2/IO2B and IO3/IO3B.

5

10

15

20

Referring now to FIG. 6, an integrated circuit memory device **600** according to another embodiment of the present invention is similar to the memory device **400** of FIG. 4A, however, the positions of the N-type sense amplifier blocks **140** and the P-type sense amplifier blocks **130** within SAR0 and SAR1 are reversed. Thus, in FIG. 6, the P-type sense amplifier blocks **130** are arranged in a zig-zag pattern in the first and second rows of SAR0 and SAR1. Similarly, in FIG. 7, an integrated circuit memory device **700** is illustrated, which is similar to the memory device **500** of FIG. 5A, however, the positions of the pairs of N-type sense amplifier blocks **140a** and P-type sense amplifier blocks **150a** are reversed.

In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.